

Conventional silicate scaling structure for gate dielectric material

Charu Dubey¹, Madhuri Shridhar²

¹Assistant Professor, Department of Physics, Research Scholar at B.U. Bhopal, Madhya Pradesh, INDIA.

Email: charudubey06@gmail.com

Abstract

The scaling of device structure compels look for a replacement of conventional SiO₂, used as gate dielectric material for last 5 decades, by high-dielectric materials. The IL results in lowering of overall dielectric constant of the gate dielectric and higher leakage current of the MOS device. MOS device at higher temperature is of great importance and relevance at this juncture. In this paper, Al/HfO₂/SiO₂/Si MOS structure is simulated using the Synopsys Sentaurus TCAD simulator and the dependency of the C-V characteristics at higher substrate temperature is studied. It is found here that the accumulation capacitance decreases with the increase of IL thickness due to the reduction of the series capacitance at the IL. The smears of the CV curves confirm the existence of interface trap charges. The high based MOS device with interfacial layer of a thickness of 1 nm shows better device performance at higher temperature but its performance deteriorates both for higher IL thickness and without any IL. Therefore, for any application of HfO₂-based MOS device at higher temperature, the IL thickness is of about 1 nm is warranted.

Key Words: Conventional SiO₂, TCAD, Gate, MOS, temperature, Curves.

*Address for Correspondence:

Dr. Charu Dubey, Assistant Professor, Department of Physics, Research Scholar at B.U. Bhopal, Madhya Pradesh, INDIA.

Email: charudubey06@gmail.com

Access this article online

Quick Response Code:



Website:

www.statperson.com

Accessed Date:
26 March 2018

INTRODUCTION

The progressive down-scaling of bulk metal-oxide-semiconductor field effect transistors (MOSFETs) has been the driving force behind the integrated circuit (IC) industry for several decades, continuously delivering higher component densities and greater chip functionality, while reducing the cost per function from one MOS technology generation to the next. Moore's law boosts IC industry profits by constantly releasing high-quality and inexpensive electronic applications into the market using new technologies. From the 1 μm gate lengths of the eighties to the 35 nm gate lengths of contemporary 45 nm technology, the industry successfully achieved its scaling goals, not only miniaturizing devices but also improving device performance. However, the years of 'happy

scaling' are over. Several challenges are facing the further miniaturization of the transistors in Si chips. First, there are the process challenges of continued scaling including, among others, sub-wavelength patterning and the formation of ultra-shallow junctions. Continual process innovation is needed, including immersion optical lithography, and the flash lamp and laser annealing implemented at the 45 nm MOS technology to achieve highfidelity patterns and high-activation/low dopant diffusion. Secondly, the scaling of contemporary deep-decananometer gate length transistors results in the deterioration of electrical characteristics due to short-channel, quantum mechanical and transport effects. Countermeasures like halo-doping can suppress the short-channel effect in conventional MOSFETs but at the expense of increased quantum effects and reduced mobility. Novel MOSFET structures such as fully-depleted silicon-on-insulator devices are required to achieve a fundamental improvement in electrostatic integrity. Finally, intrinsic parameter fluctuations, resulting from the discreteness of charge and the granular nature of matter in real decanano devices, hamper the integration of scaled transistors. Statistical variability unavoidably increases drastically. The rapid progress of metal-oxide-semiconductor (MOS) integrated circuit technology has been accomplished by a calculated reduction of the dimensions of the unit device in the

circuit—a practice termed “scaling¹”. Continued device scaling for future technology nodes requires reduction in equivalent oxide thickness (EOT) of gate dielectrics. Extendibility of the conventional Al/HfO₂/SiO₂/Si gate structure is challenged due to exponential increase in gate leakage currents². A typical HKMG stack structure contains a silicon oxide based interfacial layer (IL), a high-κ dielectric, followed by a metal gate electrode. This system is equivalent to two capacitors connected in series. Thus, the total EOT of the HKMG stack can be expressed as follows.

$$EOT = EOT_{IL} + EOT_{HK}^1$$

where EOT_{IL} and EOT_{HK} are contributions from the IL and high-κ layer, respectively. An apparent way to scale EOT_{HK} is to reduce the physical thickness of the high-κ layer, however, there is little room in this direction. It has been reported that a thick HfO₂ layer causes significant degradations in carrier mobility and charge trapping both with gate-first³ and gate-last⁴ processes. Therefore, the first generation HKMG devices already employ the thinnest possible high-κ layer. This leaves us with three possible EOT scaling approaches:¹² Introduce a new high-κ material with k-value greater than that of HfO₂;¹³ Increase the k-value of IL;¹⁴ Reduce the physical thickness of IL. In this paper, we review current status and challenges for each approach and discuss the EOT scaling strategy for future MOS devices.




Figure 1: (a) Z-contrast image and (b) corresponding Electron Energy-Loss Spectroscopy (EELS) profiles (La, Ti, and Si) of the SiO₂/HfO₂/La₂O₃/TiN/poly-Si stack after a 1,000 °C anneal (after [19]).

HfO₂ is one of the most widely used high-κ materials, showing a k-value of approximately 20. Replacing HfO₂ with materials having k-values greater than 20 (higher-κ) is a long term scaling solution. In pursuit of higher-κ

materials, the tradeoff between k-value and band gap needs to be taken into account. It is generally known that band gap values have a roughly inverse dependence on k-values ($E_g \sim k^{-0.65}$)⁸. Therefore, materials with too high k-values typically result in excessive direct tunneling currents and most work showing promising EOT-leakage current density (J_g) characteristics has been achieved with k-value ranging from 20 to 30. Various groups have reported k-value increase in this range by stabilizing the higher-k phase (tetragonal or cubic) of HfO₂ via doping of elements such as zirconium⁹, yttrium¹⁰, and silicon¹¹. This is a practical means to attain a modest k-value increase, however, controllability of crystallinity in an ultra thin HfO₂ thickness regime (<2 nm) has yet to be demonstrated. Other groups have suggested La-based higher-k materials such as La-Al-O or La-Lu-O¹². These materials have recently demonstrated a lot of promise to outperform Hf based.

High-κ on a device level [13–16].




Figure 2: (a) EOT reduction via remote-scavenging from doped TiN electrodes as a function of Si/(Hf+Si) ratio in HfSi_xO_y gate dielectrics. The EOT reduction is calculated from the difference between the doped TiN and the pure TiN; (b) EOT as a function of maximum process temperature for doped TiN and pure TiN using HfO₂ gate dielectrics (after [34]); (c) Schematics of remote scavenging reaction. M, V₀, and O₀ represent the scavenging element, the oxygen vacancy in HfO₂, and the oxygen atom in the lattice position of HfO₂, respectively.

The replacement of SiO₂ by a high-κ dielectric stack must satisfy a series of material constraints and process integration conditions. Although there are many potential high-κ materials, based on their permittivity, a strict selection rules out many candidates. First of all, from a gate leakage perspective, a suitable conduction band offset is necessary to provide a sufficient barrier. For example, tantalum oxide has an adequately high permittivity of around 25, but the ~0.36eV conduction band barrier is not sufficient to provide any overall advantage over SiO₂. The narrower band gap of high-κ materials cancels the benefit of the high dielectric constant. Thereby, a suitable trade-off between the

dielectric constant and the conduction band offset is the first criterion for high-k dielectric candidates¹⁵. A few high-k dielectrics show the promise to replace silicon oxide, and some of their fundamental parameters are listed in Table 1 along with the corresponding parameters of SiO₂^{15,16,17}.

Table 1: Some essential parameters for selected high-k materials and SiO₂

Material	Band gap	Relative dielectric constant	Conduction band offset (eV)	Leakage current reduction (ref SiO ₂)	Thermal stability T _{max} (°C)
SiO ₂	9	3.9	3.15	-	-
Si	4	1.2	1.25	-	-
Al ₂ O ₃	8.8	9.5-12	2.8	10 ² -10 ³	~1000
HfO ₂	4.5-6	16-30	1.5	10 ⁴ -10 ⁵	~430-600
HfSiO ₄	~6	~10	1.5		




Figure 3: EOT of SiO₂/HfO₂ metal-inserted poly-Si stack (MIPS) structure as a function of ΔG^o 1000 per oxygen atom for scavenging element. TiN electrodes doped with various metals are compared with literature data (after^{19,32,36,42,43}). The ΔG^o 1000 values are after⁴¹.

CONCLUSION

The effect of rapid thermal annealing on the oxide charge distribution of Al/HfO₂/SiO₂/Si metal---oxide---semiconductor structures are studied using technology computer-aided design (TCAD) simulations and experiments. The simulated electrical characteristics are compared with experimentally obtained data. The interface traps are found to be nonuniform in nature and laterally distributed following a Gaussian profile. The distribution of interface trap charges arises because of spatial electric field variation in the oxide film upon gate bias application. The interface trap density is found to decrease with increase in annealing temperature. It is further observed that, at higher annealing temperature, the fixed oxide charge density increases due to interfacial Hf silicate formation.

REFERENCES

- Dennard, R.H.; Gaensslen, F.H.; Yu, H.-N.; Rideout, V.L.; Bassou, E.; LeBlanc, A.R. Design of ion-implanted MOSFET's with very small physical dimensions. IEEE J. Solid-State Circuits 1974, 9, 256–268.
- Buchanan, D.A. Scaling the gate dielectric: Materials, integration, and reliability. IBM J. Res.Develop. 1999, 43, 245–264.
- Kirsch, P.D.; Quevedo-Lopez, M.A.; Krishnan, S.A.; Lee, B.H.; Pant, G.; Kim, M.J.; Wallace, R.M.; Gnade, B.E. Mobility and charge trapping comparison for crystalline and amorphous HfON and HfSiON gate dielectrics. Appl. Phys. Lett. 2006, 89, 242909:1–242909:3.
- Ando, T.; Hirano, T.; Tai, K.; Yamaguchi, S.; Yoshida, S.; Iwamoto, H.; Kadomura, S.; Watanabe, H. Low threshold voltage and high mobility nMOSFET Using Hf-Si/HfO₂ gate stack fabricated by gate-last process. Jpn. J. Appl. Phys. 2010, 49, 016502:1–016502:6.
- Robertson, J. Maximizing performance for higher K gate dielectrics. J. Appl. Phys. 2008, 104, 124111–124117.
- Hegde, R.I.; Triyoso, D.H.; Tobin, P.J.; Kalpat, S.; Ramon, M.E.; Tseng, H.H.; Schaeffer, J.K.; Luckowski, E.; Taylor, W.J.; Capasso, C.C.; et al. Microstructure modified HfO₂ using Zr addition with TaxCy gate for improved device performance and reliability. In Proceedings of IEEE International Electron Devices Meeting, Washington, DC, USA, 4–7 December 2005; pp.35–38.
- Kita, K.; Kyuno, K.; Toriumi, A. Permittivity increase of yttrium-doped HfO₂ through structural phase transformation. Appl. Phys. Lett. 2005, 86, 102906:1–102906:3.
- Tomida, K.; Kita, K.; Toriumi, A. Dielectric constant enhancement due to Si incorporation into HfO₂. Appl. Phys. Lett. 2006, 89, 142902:1–142902:3.
- Schlom, D.G.; Haenni, J.H. A thermodynamic approach to selecting alternative gate dielectrics. MRS Bull. 2002, 27, 198–204.
- Edge, L.F.; Vo, T.; Paruchuri, V.K.; Iijima, R.; Bruley, J.; Jordan-Sweet, J.; Linder, B.P.; Kellock, A.J.; Tsunoda, T.; Shinde, S.R. Materials and electrical characterization of physical vapor deposited LaxLu1-xO₃ thin films on 300 mm silicon. Appl. Phys. Lett. 2011, 98, 122905:1–122905:3.
- Dubourdieu, C.; Cartier, E.; Bruley, J.; Hopstaken, M.; Frank, M.M.; Narayanan, V. Hightemperature (1,000 °C) compatible Y-La-Si-O silicate gate dielectric in direct contact with Si with 7.7 Å equivalent oxide thickness. Appl. Phys. Lett. 2011, 98, 252901:1–252901:3.
- Gordon E. Moore, "Cramming more components onto integrated circuits," Electronics, pp.114-117, April 19, 1965.
- R.H. Dennard, F.H. Gaensslen, H.-N. Yu, V.L. Rideout, E. Bassous, and A.R. LeBlance, "Design of ion-implanted MOSFET's with very small physical dimensions," IEEE J. Solid-State Circuits, Vol. SC-9, No.5, October 1974.
- K. Mistry, C. Allen, C. Auth, B. Beattie, D. Bergstrom, M. Bost, M. Brazier, M. Buehler, A. Cappellani, R. Chau, C.-H. Choi, G. Ding, K. Fischer, T. Ghani, R. Grover, W.

- Han, D. Hanken, M. Hattendorf, J. He, J. Hicks, R. Huessner, D. Ingerly, P. Jain, R. James, L. Jong, S. Joshi, C. Kenyon, K. Kuhn, K. Lee, H. Liu, J. Maiz, B. McIntyre, P. Moon, J. Neiryneck, S. Pae, C. Parker, D. Parsons, C. Prasad, L. Pipes, M. Prince, P. Ranade, T. Reynolds, J. Sandford, L. Shifren, J. Sebastian, J. Seiple, D. Simon, S. Sivakumar, P. Smith, C. Thoms, T. Troeger, P. Vandervoorn, S. Williams, K. Zawadzki, "A 45 nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193nm dry patterning, and 100% Pb-free packaging," in IEDM Tech. Dig., pp.247-250, 2007.
15. C.M. Osburn, I. Kim, S.K. Han, I. De, K.F. Yee, S. Gannavaram, S.J. Lee, C.-H. Lee, Z.J. Luo, W. Zhu, J.R. Hauser, D.-L. Kwong, G. Lucovsky, T.P. Ma, M.C. Öztürk, "Vertically scaled MOSFET gate stacks and junctions: how far are we likely to go?" IBM J. Res. and Dev., Vol. 46, No. 2/3, March/May 2002.
16. E.P. Gusev, E. Cartier, D.A. Buchanan, M. Gribelyuk, M. Copel, H. Okorn-Schmidt, C. D'Emic, "Ultrathin high-K metal oxides on silicon: processing, characterization and integration issues," Microelectronic Engineering, 59, pp.341-349, 2001.
17. E.P. Gusev, C. Cabral Jr., M. Copel, C. D'Emic, M. Gribelyuk, "Ultrathin HfO₂ films grown on silicon by atomic layer deposition for advanced gate dielectrics applications," Microelectronic Engineering, 69, pp.145-151, 2003.

Source of Support: None Declared
Conflict of Interest: None Declared